Power dissipation has become one of the most critical constraints in digital CMOS design due to the growing demand for energy-efficient and high-performance systems. It is primarily categorized into two components: dynamic power and leakage power. Dynamic power is linked to the charging and discharging of load capacitances during logic transitions and is heavily influenced by switching activity, clock frequency, supply voltage, and capacitance. Leakage power, often referred to as static power, stems from subthreshold conduction, gate leakage, and junction leakage—effects that become more prominent with deep submicron technology scaling. As devices continue to shrink and integration density increases, these two power components pose substantial challenges to both functionality and thermal integrity. Reducing dynamic power involves a multi-level approach across the digital design flow. At the architectural stage, optimizing the overall logic structure and reducing unnecessary switching activity are key. Data-path control and state machine simplification can help eliminate redundant transitions. Moving to the register-transfer level (RTL), techniques like operand isolation prevent un...