缩放 CMOS 设计中的泄漏功耗降低
EDA Academy
Resource5.00 ratingsChinese7 lecturesAll Level
$79.99
Explore
Category: Selected
MemberFoundations of Analog Circuit Design
EDA Academy
Resource5.01 ratingsEnglish5 lecturesAll Level
$59.99
Systematic Dynamic Power Reduction in CMOS Design
EDA Academy
Resource5.00 ratingsEnglish7 lecturesAll Level
$79.99
Functional Safety Implementation for Semiconductor Designs
EDA Academy
Resource5.00 ratingsEnglish6 lecturesAll Level
$129.99
FREEFrom Specification to RTL with HDL Abstractions
EDA Academy
Resource5.01 ratingsEnglish6 lecturesAll Level
FREE
MemberSystemVerilog Assertion Fundamentals
EDA Academy
Resource5.01 ratingsEnglish5 lecturesAll Level
$119.99
MemberPractical SDC Constraints for Timing Closure
EDA Academy
Resource5.01 ratingsEnglish8 lecturesAll Level
$89.99
Machine Learning Foundations, Requirements and Applications
EDA Academy
Resource5.00 ratingsEnglish5 lecturesAll Level
$199.99
MemberClock Domain Crossing (CDC) Overview
EDA Academy
Resource5.01 ratingsEnglish5 lecturesAll Level
$89.99
Foundations of Verilog-A System Modeling
EDA Academy
Resource5.00 ratingsEnglish5 lecturesAll Level
$79.99
Loading more offerings...